AMENDMENTS TO THE CLAIMS

Cancel claims 1-3

- 4. (Currently Amended) The method of claim 3 17, wherein said particular source or destination is a particular computer processor connected on said bus network.
- 1 5. (Currently Amended) The method of claim 3 17, wherein said particular source or destination is a I/O hub controller functionally connected on said bus network.
- 6. (Currently Amended) The method of claim 3 17, wherein said particular source or destination is a switching fabric connected to said bus network.
- 7. (Currently Amended) The method of claim 3 17, wherein said particular source or destination is a compression/decompression engine functionally connected to said bus network.
- 8. (Currently Amended) The method of claim ± 17, wherein said command types which originate from or are required for a particular application have priority.

Cancel claims 9-16.

1	17.	(Previously Amended) A method to process commands in a computer				
2		memory subsystem, comprising:				
3		(a)	receiving a plurality of memory commands on a bus connected to			
4			said computer memory subsystem and determining the physical			
5			location of the memory command in memory, and further			
6			determining if any of said received memory commands have an			
7			address dependency and passing said physical location and said			
8			address dependency, if any, corresponding to said memory			
9			command along with said memory command;			
10.		(b)	categorizing said received commands into command types based			
11			on one of the following: STORE, FETCH, INTERVENTION STORE;			
12			the source or destination of said received memory commands; the			
13			program or application from which said memory commands			
14			originate or are otherwise required;			
15		(c)	determining memory cycle performance penalties of said			
16			categorized commands by comparing a number of oldest received			
17			categorized commands with each other, with a currently chosen			
18			command, and with a previously chosen command;			
19		(d)	reordering said categorized commands so that said categorized			
20			commands having the least memory cycle performance penalty are			
21			selected for execution and if more than one categorized command			
22			has the least memory cycle performance penalty, then selecting the			
23			oldest of said reordered commands for execution;			
24		(e)	determining if said reordered commands are valid;			
25		(f)	granting priority to said type of command having said least			
26			memory cycle performance penalty;			
27		(g)	executing sequential valid commands of the same command type			

until a valid command of the same type is not received or until a

28

29		predetermined number has been executed, or until a memory
30		command of another type has higher priority;
31	(h)	avoiding deadlock when an address dependency exists between
32		commands of different types by executing commands having the
33		command type of the oldest memory command.

Cancel claim 18.

12.

- 19. (Previously Amended) A computer processing system, comprising:
 - (a) a plurality of bus units, said bus units comprising at least one computer processor, at least one I/O device; at least one memory cache system connected to said at least one computer processor, and at least one network communication device, said plurality of bus units interconnected on a bus network, and said plurality of bus units to issue memory commands, said memory commands categorized into types;
 - (b) at least one memory subsystem connected on a first bus to said plurality of bus units, said memory subsystem responsive to said memory commands and further comprising:
 - (i) a memory controller connected to a command interface functionally connected to said first bus;
 - (ii) a plurality of memory chips configured into memory banks;
 said memory chips architected into memory cards attached
 to at least one memory bus;
 - (iii) a plurality of command FIFO queues, each of said command FIFO queues associated with one of said command types into which said memory commands are categorized;

20	(iv)	a plurality of comparison logic circuits, each of said plurality
21		of comparison logic circuits associated with each of said
22		plurality of command FIFO queues to determine which
23		memory commands of each of said command types have the
24		least memory cycle performance penalty by comparing a
25		number of oldest received categorized commands with each
26		other, with a currently chosen command, and with a
27		previously chosen command;
28	(v)	an arbitration logic circuit to output said memory commands
29		of said determined command type having said least memory
30		cycle performance penalty to said plurality of memory chips.

20. (Original) The computer processing system of claim 19, wherein said comparison logic circuit further determines the oldest of said memory commands in each of said plurality of command FIFO queues.

Please cancel claim 21.

1

2

3